ABSTRACT Through implementation of the 3-D tri-gate topology, GaN-based high-electron mobility transistors (HEMTs) have been fabricated and high-frequency performances as well as the short-channel effects are investigated. The designed tri-gate transistors are highly-scaled having 100 nm of gate length, which introduces the condition of a short channel. It is demonstrated that higher sub-threshold slopes, reduced drain-induced barrier lowering and better overall off-state performances have been achieved by the nano-channel tri-gate HEMTs with an AlGaN barrier. A lattice-matched InAlGaN barrier with the help of the fin-shaped nano-channels provide improved gate control, increasing current densities, and transconductance g m . In a direct comparison, very high drain current densities (∼3.8 A/mm) and g m (∼550 mS/mm) have further been obtained by employing a pure AlN barrier.
I. INTRODUCTION
The desirable properties of GaN-based high-electronmobility transistors (HEMTs) have enabled development of high-performance circuits and devices in RF-and power applications. Recent studies [1] , [2] have reported very high device speeds through extensive scaling as well as reduced short-channel effects (SCE) and parasitics. Nevertheless, the demonstrated device performances are still unable to match the predicted values regarding GaN material properties since some of the critical problems remain unresolved. One of the issues is the sub-optimal saturation current density of GaN devices as the reported results in the literature are below the theoretical figures [3] . Another issue which needs to be addressed is the undesired strong bias-dependence of the intrinsic device parameters, resulting in non-linear SCE and cut-off frequencies [4] . With the increase in the gate-or drain-bias voltages, transconductance (g m ) and current-gain cut-off frequency (f T ) decrease significantly after reaching respective peak values which becomes critical in large-signal operation.
In this letter, we adopt the lattice-matched InAlGaN and AlN-barrier layers [5] - [8] to improve the saturation drain current density and transconductance of Tri-gate [9] - [16] HEMTs, compared to the AlGaN. It has already been determined in an earlier study [5] that the use of quaternary layers bear great potential to enhance the performance of GaN HEMTs, having reached carrier mobilities over 1600 cm 2 /Vs. Experimental results in this work demonstrate very linear RF-and superior DC-performance of the proposed FinFETs with record current densities of ∼3.8 A/mm, which is more than double the value of conventional planar FETs.
II. DEVICE FABRICATION
The epitaxial growth of the hetero-structures is performed by using plasma-assisted molecular beam epitaxy (PA-MBE) on 4H-SiC substrates with 3-inch diameter. The epitaxial structure of the conventional AlGaN/GaN wafer comprises a 120-nm AlN nucleation layer, 1.8-µm GaN buffer, 11-nm Al 0.32 Ga 0.68 N barrier, and 2-nm GaN cap layer. Being one of the two lattice-matched epitaxy variations, the quaternary wafer consists of a 100 nm AlN nucleation layer, a 1.5 µm-thick GaN buffer, a 1.3 nm AlN spacer, a nearly lattice-matched 10 nm-thick In 0.1 Al 0.55 Ga 0.35 N barrier, and a 3 nm GaN cap layer. As for the latter variation, the binary wafer comprises a 4 nm-thick AlN single layer on top of the above-mentioned AlN nucleation and GaN buffer layers, as well as the same 3 nm GaN cap. Following the epitaxial growth, Ti/Al-based metal stacks are deposited and annealed to form ohmic contacts after an initial mesa isolation of the wafers. Electron beam lithography is used in order to define the 100 nm-long fin-shaped nano-channels, for which chlorine-based inductively-coupled plasma etching (Cl-ICP) is performed with a target etch depth of 50 nm. A 50 nm-thick Si 3 N 4 isolation layer is deposited by plasmaenhanced chemical vapor deposition (PECVD) whereas for the AlN/GaN FinFETs, an additional 20 nm Si 3 N 4 layer is deposited covering the sidewalls of the fin-shaped channels (in this case the Schottky contact is only allowed at the top-surface of AlN/GaN fins). The Si 3 N 4 passivation layer at the gated area is then etched away where a second electron beam is employed to define the Ni/Pt/Au-based Schottky-gate electrode with L g = 100 nm length, fully covering the fin-channels underneath. The devices are fully passivated by a final Si 3 N 4 layer. The final structure of the proposed Tri-gate HEMTs with fin-channel patterns under the gate electrode and the cross-sectional scanning electron microscope (SEM) image of the gate profile can be depicted in Fig. 1 . Both planar and Tri-gate devices exhibit the same metallurgical gate width of W g = 100 µm, however, differ in total effective gate widths.
III. EXPERIMENTAL RESULTS AND DISCUSSION
Concerning the DC-and RF-measurements of the fabricated transistor devices, total gate width normalization is done with respect to the effective nano-channel width (W eff = n × W fin , where n is the number of nano-channels and W fin is the width of an individual fin-shaped nano-channel), which is the most widely accepted normalization method for Tri-gate HEMTs. The performance of conventional planar and Tri-gate FETs are compared on AlGaN/GaN wafers as well as two latticematched wafers with quaternary and binary hetero-structures, respectively.
A. AlGaN/GaN TRI-GATE HEMTs
The fabricated AlGaN/GaN FinFETs are comprised of n = 500 fin-shaped nano-channels with W fin = 100 nm, accumulating a total effective gate width of W eff = 50 µm, compared to W g = W eff = 100 µm of the planar FETs on the same wafer. Hall measurements have determined 1300 cm 2 /Vs of 2DEG mobility, 8×10 12 cm −2 of carrier density and 450 of sheet resistance. DC-transfer and sub-threshold characteristics of the planar and Tri-gate HEMTs. According to the results, Tri-gate devices reach 2.2 A/mm and 750 mS/mm of saturation current density (I Dsat ) and transconductance (g m ) respectively, compared to I Dsat = 1.3 A/mm, and g m = 450 mS/mm of the planar FETs. The fundamental reason behind the increase in the drain current density is assumed to be improved carrier transport mechanisms and therefore the saturated electron drift velocities with the help of uniform electric fields surrounding the 2DEG at the fins according to Tamura et al. [9] . Regarding the sub-threshold behavior depicted in Fig. 2 - [13] . The investigation of the DC parameters points out that SCE are successfully suppressed by implementation of the nano-channel FinFETs.
B. InAlGaN TRI-GATE HEMTs
Similarly to the AlGaN/GaN devices, the InAlGaN FinFETs also exhibit a total effective gate width of W eff = 50 µm with n = 500 and W fin = 100 nm compared to W g = W eff = 100 µm of the planar FETs. 1350 cm 2 /Vs of 2DEG mobility, 1.5×10 13 cm −2 of carrier density and 310 of sheet resistance have been achieved by Hall measurements. Fig. 3 reveals the measured DC-transfer characteristics of the planar and Tri-gate HEMTs. Accordingly, higher saturation current densities above 2 A/mm have been achieved by FinFETs, compared to the 1.5 A/mm of the planar FETs. The Tri-gate topology has once again shown improved and flatter g m response with a peak value of 370 mS/mm, whereas the planar devices can only reach up to 230 mS/mm. It has to be noted that the epitaxial layer thicknesses of the lattice-matched structures have not been fully optimized yet and therefore the relatively low transconductance values are not comparable to the AlGaN/GaN wafer. On the other hand, high spontaneous polarization charges introduced by the InAlGaN barrier have resulted in a significant negative threshold-voltage-shift of the devices. Consequently, the obtained sub-optimal sub-threshold performance prevents a thorough SCE investigation, with leakage currents above 1 mA/mm being one of the prevailing issues in implementing lattice-matched hetero-structures and yet to be resolved with the help of further investigation.
In addition to the DC-performance analysis, small-signal S-parameter measurements of the devices up to 110 GHz have been conducted by using HP 8510XF vector network analyzer, followed by the extraction of intrinsic f T parameters with the help of a 3-D transistor modeling method employing the state-space approach [17] . As mentioned earlier, the strongly bias-dependent nature of the dynamic g m has a negative impact on the f T accordingly, causing the nonlinear behavior for the conventional planar-gate transistors. A recent study by Lee et al. [15] has already shown that by adopting the Tri-gate topology, a more linear f T response can be achieved with respect to the varied gate bias voltage. It has been demonstrated in our previous study [18] that flatter Tri-gate f T can be also maintained throughout higher gate and drain bias voltages thanks to the reduced SCE and on-state gate capacitance lowering (relatively sharp reductions in intrinsic C gs with respect to increased gateand drain bias voltage). As seen in the intrinsic f T profiles extracted from the S-parameter measurements of the planar FETs in Fig. 4 -a, the peak value of 90 GHz is reached at a bias point of V G = -4 V, V D = 15 V. Once the drain bias is altered to either V D = 20 V or 10 V, the f T immediately drops down to around 80 GHz and in combination with the increase in the gate voltage, it appears as low as 40 GHz. InAlGaN FinFETs however, have proven almost a bias-independent behavior remaining above 60 GHz and peaking up to 70 GHz (seen in Fig. 4-b) which is advantageous for high-gain power amplifier applications. It has to be noted here that the overall f T values appear to be relatively low whereas the g m appears higher. This is due to the adopted total gate width normalization with respect to the effective nano-channel widths, which neglects the parasitic effects. A more detailed analysis on the f T and parasitics of the Tri-gate devices has already been investigated in a previous study [18] .
C. AlN/GaN TRI-GATE HEMTs
Accounting for both planar and FinFETs, two variants of AlN/GaN HEMTs have been fabricated with different total gate widths of Wg = 100 µm and 300 µm. Weff = 100 µm since they consist of n = 1000 nanochannels with Wfin = 100 nm. Hall measurements have revealed 1100 cm 2 /Vs of 2DEG mobility, 3.3×10 13 cm −2 of carrier density and 170 of sheet resistance. The measured DC-transfer characteristics of the planar and Tri-gate AlN/GaN HEMTs are indicated in Fig. 5 . Occasional minor fluctuations and noisy spikes which are evident in the DC transfer curves of the FinFETs can be attributed to the surface traps caused by the slight etching damages of the sub-micron mesa patterns. In contrast to the medium-level saturation current densities of 1.5 A/mm achieved by the planar FETs, nano-channel FinFETs have delivered very high maximum current densities up to 3.8 A/mm. When compared to the state-of-art, this is one of the highest values recorded by GaN-based Tri-gate HEMTs following the reported devices by Arulkumaran et al. [16] . It also needs to be noted that the use of sidewall Si 3 N 4 layer during the processing of AlN/GaN FinFETs has enabled eliminating higher gateleakage currents at very high applied gate bias voltages as it introduces metal-insulator-semiconductor (MIS) interfaces only at the sidewalls of the fin structures. Fig. 7 . It can be noticed that the InAlGaN and AlN/GaN devices exhibit shifted knee-voltages due to the unintentionally grown Schottky-like source and drain contacts on these respective wafers instead of ideal ohmic contacts. In order to keep the entire fabrication process consistent with the AlGaN/GaN devices, a standard procedure has been followed to deposit and anneal the Ti/Al-based metal stack, which resulted in such non-ideal contacts. However, a different process scheme by implementing regrown contacts with Si doping can be used to overcome this condition on wafers with InAlGaN and AlN barriers, which is subject to future work. Table 1 summarizes the critical device parameters of interest, namely the mobility, saturation current density, peak g m , threshold voltage (V th ), gate and drain leakage currents, DIBL, sub-threshold swing (SS), and f T /f max figures for each individual structure. Therefore, when compared to the other lattice-matched InAlGaN heterostructure, AlN/GaN Tri-gate devices provide higher peak g m , current and output power densities whereas the InAlGaN FinFETs exhibit a bias-independent RF performance with very linear f T .
IV. CONCLUSION
High-current GaN-based Tri-gate HEMTs are fabricated on wafers with binary and quaternary hetero-structures and the respective DC and RF performances are investigated. In comparison with the conventional planar FETs, AlGaN/GaN FinFETs have demonstrated reduced SCE and better off-state performance. Small-signal RF measurements of the Tri-gate devices employing a lattice-matched InAlGaN barrier have also shown bias-independent f T behavior with very high linearity which is attractive for millimeter-wave applications. Record current densities as high as 3.8 A/mm exhibited by the AlN/GaN Tri-gate HEMTs have proven superior performance over the planar devices.
